core::core_arch::powerpc::altivec::sealed

Function vrlw

Source 
unsafe fn vrlw(
    a: vector_unsigned_int,
    b: vector_unsigned_int,
) -> vector_unsigned_int
Available on (PowerPC or PowerPC-64) and target feature altivec only.